Azeez, S.; Rangaree, P. FPGA Implementation of High Speed and Area Efficient Three Operand Binary Adder. Int. J. of Adv. Sci. Comp. and Eng. 2021, 3, 10-17.