Azeez, Saba, and Pankaj Rangaree. 2021. “FPGA Implementation of High Speed and Area Efficient Three Operand Binary Adder”. International Journal of Advanced Science Computing and Engineering 3 (1):10-17. https://doi.org/10.62527/ijasce.3.1.34.