Azeez, S. and Rangaree, P. (2021) “FPGA Implementation of High Speed and Area Efficient Three Operand Binary Adder”, International Journal of Advanced Science Computing and Engineering, 3(1), pp. 10–17. doi: 10.62527/ijasce.3.1.34.