S. Azeez and P. Rangaree, “FPGA Implementation of High Speed and Area Efficient Three Operand Binary Adder”, Int. J. of Adv. Sci. Comp. and Eng., vol. 3, no. 1, pp. 10–17, Jun. 2021.