Azeez, Saba, and Pankaj Rangaree. “FPGA Implementation of High Speed and Area Efficient Three Operand Binary Adder”. International Journal of Advanced Science Computing and Engineering, vol. 3, no. 1, June 2021, pp. 10-17, doi:10.62527/ijasce.3.1.34.