Azeez, Saba, and Pankaj Rangaree. “FPGA Implementation of High Speed and Area Efficient Three Operand Binary Adder”. International Journal of Advanced Science Computing and Engineering 3, no. 1 (June 28, 2021): 10–17. Accessed May 6, 2024. https://ijasce.org/index.php/IJASCE/article/view/34.